We introduce a novel method for correcting distortion in thin silicon substrates caused by coating stress. Thin substrates, such as lightweight mirrors for x-ray or optical imaging, and semiconductor wafers or flat panel substrates, are easily distorted by stress in thin film coatings. We report a new method for correcting stress-induced distortion in flat silicon substrates which utilizes a micro-patterned silicon oxide layer on the back side of the substrate. Due to the excellent lithographic precision of the patterning process, we demonstrate stress compensation control to a precision of ~0.2%. The proposed process is simple and inexpensive due to the relatively large pattern features on the photomask. The correction process has been tested on flat silicon wafers that were distorted by 30 nm-thick compressively-stressed coatings of chromium, achieving RMS surface height and slope error reductions of a factor of 68 and 50, respectively.
Introduction
The NASA Lynx x-ray telescope mission concept is currently under study for consideration by the 2020 Decadal Review [1] . The mission's ambitious goals include an angular resolution comparable to the NASA Chandra X-ray Observatory (0.5 arc-second) but with some 30x more collecting area and a much wider field of view [2] . To meet these goals, Lynx requires light-weight mirrors that are a factor of 40 thinner than Chandra's. Over the last decade many mirror concepts have been proposed [3] . The very successful NuSTAR mission has demonstrated that very thin mirrors can be successfully flown [4] . Lynx, however, will require similarly thin mirrors, but with resolution improved by a factor of over100.
A group at the NASA Goddard Space Flight Center (GSFC) has developed a process for producing thin silicon mirrors with high angular resolution (~1") using a relatively simple, low cost process [5] . These mirrors have come close to meeting requirements for Lynx, and rapid progress continues to be made. Unfortunately, preferred x-ray reflective coatings for mirrors, such as iridium, typically exhibit high compressive stress on the order of 1-3 GPa, which can distort the precisely-figured initial shape of the 0.5 mm-thick mirrors by many times the tolerance limit. In this paper we demonstrate an effective method for correcting coating stress distortion with very high precision.
The effective area of mirrors in the soft x-ray band (0.1-10 keV) relies on the performance of reflective coatings. Mirror coatings utilizing high-density elements enable increased critical angle of reflection and higher reflectivity for x-rays, thereby improving the telescope's throughput [6] . Sputter coating processes of materials onto substrates generally yield high quality films (e.g., dense, smooth, and fine grain) when the process is optimized for high compressive stress [7] . Many groups have attempted to produce high quality, low stress iridium films with limited success. A group at GSFC tried to relax the coating stress after deposition by annealing at 350 °C, but they found that the residual RMS slope error of coated wafers after annealing could not be improved to better than 1-2 arc-seconds [8] , which is not compatible with Lynx requirements. They also attempted to balance the compressive stress in the iridium film by depositing chromium film under tensile stress beneath the iridium, or by using atomic layer deposition to coat iridium films on both sides of the mirror, but stress nonuniformity resulted in a poor balance and a 1-2 μm mirror sag error which is far beyond the Lynx requirement [9] . Another group, at the NASA Marshall Space Flight Center (MSFC), monitored stress in situ during deposition onto 50 mm-diameter flat silicon wafers, and was able to reduce the stress in 15 nm-thick iridium films to ~3 MPa (~0.05 N/m of integrated stress, i.e., the stress in the film integrated over its thickness, which is equivalent to the mean film stress multiplied by the film thickness) [10] , which may meet Lynx requirements [11] . However, stress uniformity, stability and coating reflectivity are critical issues for this method and have not yet been sufficiently demonstrated. In addition, in situ coating stress measurement on Wolter-type mirrors requires improvements of their measurement system which have not yet been reported. Other groups are working on stress compensation ideas such as PZT active correction [12] , ion-implantation [13] and stressed coatings on the backside of the mirrors [14, 15] , but a general and robust method has not been demonstrated.
A general method for correcting substrate distortion caused by high compressive film stress could potentially enable a new generation of high-performance x-ray mirrors which benefit from both excellent reflectivity enabled by high coating quality, and excellent figure provided by accurate stress compensation. In order to address distortion of silicon mirrors induced by coating stress, we have developed a new process which utilizes standard semiconductor processes. Based on the fact that thermal oxide grown on silicon substrates generates repeatable ~-300 MPa (compressive) stress [16, 17] , which is extremely stable, we developed a process to produce thermal oxide patterns on the backside of mirrors to compensate for coating stress.
Process
In this paper, we demonstrate a process for stress compensation of 100 mm diameter, 525 μm thick flat silicon wafers distorted by 30 nm thick chromium coatings. For future work we will apply this process to thin x-ray mirrors, which are curved (Wolter geometry). We selected chromium for this work as a substitute for iridium simply because it is inexpensive and readily available in our lab.
The process flow is shown in Fig. 1 . Silicon wafers (Step 0) are thermally oxidized in O 2 for three hours at ~1140 °C to grow 250 nm oxide on both sides (Step 1). This results in an integrated stress of around −75 N/m (compressive), which is slightly larger than the chrome coating's expected integrated stress to be compensated. The oxide thickness can easily be adjusted to modify the integrated stress for different coatings. After oxidation, in Step 2 the wafer's front side is measured to provide an initial surface profile map, M 1 . (See Section 2.1.1 for details of our surface metrology tool.) We have found that the surface profile map measured before and after oxidation hardly changes due to the excellent oxide uniformity.
After oxidation, in Step 3 the wafer's back side is spin-coated with Dow SPR-700 photoresist (PR) and baked. The wafer is then dipped into 1:7 buffered oxide etch (BOE) to remove the front side oxide film. Then the PR is removed by Piranha. Since the oxide film's compressive stress vanishes when dissolved in the chemical, the wafer bows until it reaches equilibrium. In Step 4 the wafer's front side is again measured to provide a second surface profile map, M 2 . The difference between the surface maps obtained in Steps 2 and 4, given by M oxide = M 2 -M 1 , is then used to derive an integrated stress map of the back side oxide layer. See Section 2.1.2 for details of our methodology to determine film stress from surface topology maps. Next, the wafer is cleaned in piranha solution and placed into a magnetron sputtering system to deposit 30 nm of chromium on the front side (Step 5). During deposition, the working gas (argon) pressure is stabilized at 3 mTorr [18] , and a negative RF (Radio Frequency) bias voltage with constant power (10 W) [14] is applied to generate around −70 N/m compressive stress, which is similar to that of iridium coatings for telescope mirrors [8, 9] . In Step 6, the wafer's front side is again measured to provide a third surface profile map, M 3 . This is used to determine the integrated stress map of the coating from M coating = M 3 -M 2 .
After Step 6, since the integrated stresses on both sides are similar, the wafer distortion should be somewhat alleviated. In Step 7 a thermal annealing cycle is performed, which is described in more detail in Section 2.2. The annealing conditions are carefully selected to ensure that (1) the coating stress is stable, (2) its integrated stress is lower than the oxide, and (3) its surface quality is not degraded [9] . In Step 8 the wafer's surface profile is again measured to provide a fourth surface profile map, M 4 . This is used to determine the integrated stress map of the coating after annealing from M annealed = M 4 -M 2 . Please see section 2.2 for details of our coating stress stabilization methodology. For a mature and repeatable coating process (as would be needed for Lynx) M 3 could be omitted.
In
Step 9, a high precision lithographic pattern is designed that will be subsequently transferred into the oxide layer by chemical etching. We have chosen a repeating hexagonal pattern shown in Fig. 2 , although other patterns could be used. The pattern is chosen so that the entire substrate is covered by a repeating hexagonal unit cell with a constant pitch of 0.5 mm, but where the ratio of etched area to oxide-covered area varies within each cell. Since the voided area varies in size while the period is fixed, the modulation of the pattern is similar to that of pulse width modulation (PWM) in electronics. We define the ratio between the area of an etched hexagon, and that of a unit cell, as the duty cycle. Please see Section 2.3 for details of our pattern design methodology. Maps M 1 , M 2 , and M 4 are used to design a duty cycle map which is used to generate a masking pattern, as depicted in Fig. 2 , where yellow areas (where oxide remains) are represented on the photomask by an ink layer, which blocks UV light, while blue areas (where oxide is to be removed) are represented on the mask by open areas.
The hexagon pitch is fixed at 0.5 mm for two reasons. First, sub-mm features are smaller than the wafer thickness which helps prevent print-through distortion. Second, sub-mm scale structures are less difficult to fabricate than, for example, micron scale features. The sizes of etched hexagons are adjusted within a unit cell, which is the maximum boundary shown by the gray dashed lines in Fig. 2 . By adjusting the duty cycle locally, the mean stress within a unit cell can be precisely controlled. In this manner, the equivalent stress on the back side of the wafer can be locally tuned to match the local integrated stress of the coating, allowing accurate compensation for spatially varying film stress or thickness and enabling the surface profile of the coated wafer to recover the initial shape. A similar method has been used to generate non-uniform integrated stress using ion implantation [19] .
Step 10, the wafer back side is again spin coated with PR, brought into intimate contact with the photomask, and exposed with UV light. (See Section 2.4 for details of the photolithography process.) The latent image in the PR is then etched in developer solution, the wafer is rinsed and dried, and then etched in BOE, thereby "poking holes" in the oxide layer. The lithographic release of stress then compensates the distortion caused by the coating stress. In Step 11 the surface is again measured to confirm successful correction, generating map M 5 . An error map of the process, which represents the failure of the patterned oxide to perfectly correct for coating distortion, can be obtained from M error = M 5 -M 1 . 
Metrology

Shape metrology
The lithographic pattern is designed based on calculated stress distributions in the coating and oxide layers, which are derived from wafer surface metrology. Therefore, the metrology system is crucially important. We use a Shack-Hartmann (S-H) metrology tool in our lab to measure wafer surface topology [20] . The tool is covered with a plastic enclosure to reduce measurement error caused by turbulence. The sample holder has been designed to minimize distortion induced by gravity and clamping [21] . Zernike polynomials are fit to the measured surface slopes, and the relative displacement of the wafer surface between multiple process steps can be reconstructed. Measurement noise is typically ~1-10 nm RMS in each Zernike term, and ~20 nm RMS in total, corresponding to a ~0.35 arc-second slope error on a 100 mm-diameter wafer [13] . Please see Table 3 for more details of the noise floor. Figure 3 shows an example of measured surface displacement between Steps 1 and 2 shown in Fig. 1 , which demonstrates the distortion induced by the compressive thermal oxide layer on the back side of the wafer. Fig. 3 . Measured surface distortion induced by a thermal oxide layer on the backside of the wafer, which is represented by the Zernike polynomial coefficients provided in Table 1 . In Table 1 the coefficients a 0 , a 1 and a 2 represent piston, tip and tilt, which do not affect the surface and have been omitted. Note the coefficient of the a 4 spherical term is much larger than the others implying the stress in the thermal oxide is very uniform.
Stress calculation
Based on the Zernike coefficients of the measured deformation, the stress distribution of the coating and thermal oxide can be derived, which has been demonstrated previously [19, 22] . The stress distribution is considered as a linear combination of stress functions which are also represented by normalized Zernike polynomials. We build a finite element (FE) model using commercial software (ADINA) to calculate the wafer surface deformation induced by these stress functions, fit the calculated deformations with Zernike polynomials, and record the fitted coefficients in an array library. The correlation between the measured Zernike coefficients, the stress function coefficients and the array library is determined by the following equation
Where a i are the measured Zernike coefficients of deformation. Array C is the library in which each element stores a Zernike coefficient derived from an FE model. The model is based on a 100 mm diameter and 525 μm thick silicon wafer with a 1 μm oxide coating on the back side (the oxide thickness can be set arbitrarily since the calculated integrated stress of oxide for a measured distortion is independent of the oxide layer thickness). In this model, 15 terms of Zernike coating stress functions were applied. The 15 calculated deformations are fitted by Zernike polynomials, and the coefficients of each deformation are stored in each column of array C. Therefore, in Eq. (1), K = 15 is the total number of Zernike stress functions tested by the FE model, and b i are the coefficients of Zernike stress functions to be solved using the pseudo inverse method in MATLAB. Figure 4 shows the reconstructed stress distribution in thermal oxide based on the measurement shown in Fig. 3 . 
Coating stress stabilization
Wafers were coated with 30 nm of chromium using a magnetron sputtering system. During deposition, a negative RF bias voltage with 10 W power is applied to the wafer to impart approximately −70 N/m (compressive) stress to emulate typical iridium coatings for telescope mirrors. We observed that coating stress measured right after deposition was not stable. Over a period of weeks, the coating stress showed significant relaxation, which could cause large stress compensation errors. To address this problem, we developed a thermal annealing process applied after deposition to accelerate the relaxation and stabilize the stress. For our process, annealing temperatures of at least 200 °C are preferred so as to be at least 50 °C higher than the photo-lithography bake step. Temperatures are also preferred to be under 300 °C to prevent surface degradation [9] . All annealing trials were conducted at 200 °C or 300 °C for two hours in N 2 . In order to demonstrate effective annealing, we coated 10 silicon wafers with chromium under identical sputtering conditions, and then tracked their mean stresses for several weeks. Samples 6-10 were annealed at 200 °C and monitored twice (right after annealing and 20 days later), while Samples 1-5 were not annealed, and were monitored every two days. Results are shown in Fig. 5 . The stresses shown in the plot were either normalized to the stress measured right after deposition (Samples 1-5), or to the stress measured right after annealing (Samples 6-10). The stresses are all calculated from the spherical term a 4 derived from the S-H surface height map. For wafers that were not annealed, stresses relaxed by about 5% over two weeks after deposition. On the other hand, the annealed coatings were much more stable. In this case the scatter of the mean stress data is only ~0.5% (8 nm RMS height change in spherical term a 4 ), which is comparable to our measurement noise. As noted previously, the thermal oxide patterning method compensates coating stress by means of compressive stress in the thermal oxide. During the coating process we noticed that the compressive stress in the chrome layer produced by a fixed bias voltage varied over 20% for different samples. If the coating stress is higher than the oxide stress, then the capacity of the compensation will be limited. In this case, during annealing the temperature is increased to reduce the coating stress to within the capture range of the lithographic process, which is approximately 50% of the oxide stress. In order to identify the capability to reduce the stress, we coated seven silicon wafers, annealed five of them at 200 °C and the remainder at 300 °C. The samples were annealed for multiple cycles, and stresses were monitored after each cycle, with results shown in Fig. 6 . For these temperatures most of the stress relaxations occur in the first thermal cycle indicating a two-hour annealing time is appropriate. Reduction of coating stress was ~30% and ~55% for 200 °C and 300 °C cycles, respectively. These results help to determine the optimal annealing temperature based on the measured mean stress in the coating and thermal oxide. Figure 7 shows an example of integrated coating stress measured before and after annealing, where coating stress was reduced by ~35% to a mean stress of −35.08 N/m, which is about half of the oxide stress. Comparing this data to Fig. 4 , we note that the integrated coating stress is not as uniform as in the oxide, showing coating stress relaxation at the rim that is higher (in percentage) than that at the center, which implies the thermal oxide pattern for stress compensation should have a higher duty cycle at the rim. In order to correct the wafer distorted by this coating stress, an oxide pattern has been designed, as described in the next section.
Pattern design
In the oxide pattern, the size of each hexagon hole is determined by a duty cycle map. The pattern's local duty cycle is proportional to the area of oxide to be removed, which can be calculated from the measured stress maps of the thermal oxide and the annealed coating using the following equation: We generate the hexagon pattern as an AutoCAD DXF file. A photomask vendor can then produce a thin plastic photomask (see Fig. 9 ), which is subsequently printed as described in Section 2.4. A plastic photomask substrate was chosen due to low cost and ease of conformal contact with substrates.
Photo-lithography process
The hexagon pattern in thermal oxide is fabricated using the following steps. First, the wafer with oxide and annealed chrome layer is baked at 150 °C for 10 min to dehydrate the surface. Since this temperature is at least 50 °C lower than the annealing temperature, the coating stress does not change. Second, the backside of the wafer with thermal oxide layer is spin coated with Dow SPR-700 PR. The spin speed is set to 3000 RPM to yield a PR thickness of ~1 μm. Third, the wafer is baked at 110 °C for 3 minutes to harden the PR. Fourth, the photomask is aligned with the wafer and hard contact printed into the PR with UV light (365 nm and 406 nm wavelength) as shown in Fig. 10 . Since the hexagons on the mask are transparent, the PR within these areas is exposed and can subsequently be removed in a developer solution (Microposit MF CD-26). Therefore, a PR layer with hexagon voids is created on top of the thermal oxide. In a fifth step, the sample is dipped into buffered oxide etch (BOE) for 5 minutes so the oxide within the hexagons is thoroughly removed. In the last step, the sample is soaked in acetone, removing the PR and any organic contaminants from both sides of the wafer. After these steps, a thermal oxide pattern remains as shown in Fig.  11 .
Calibration
The fabrication process has multiple steps which could introduce errors into the stress compensation. Before correcting chrome-coated wafers, calibration tests were performed to study the precision that can be achieved and to improve the process to minimize systematic errors. In this test, 15 wafers with single-side oxide coatings were divided into three groups of five and each group patterned directly with duty cycles of 25%, 50% and 75%. In each group a mask with constant duty cycle pattern across the surface was used to generate uniform stress. The mean residual integrated stress on each wafer was measured and normalized by the integrated stress measured before etching. The results are plotted vs. duty cycle and shown in Fig. 12 . As expected, the mean integrated stress of the fabricated oxide pattern varies linearly with the designed duty cycle. The standard deviation derived from a linear fit indicates that the mean stress is controlled to within a very high precision of ± 0.24%. In addition, the fit resulted in an offset of 2.1%, which suggests there is a systematic over-etching in the process. After microscopic inspection, we found that the patterns on the plastic photomask had hexagons that were on average 2.5% larger than the designed hexagons, which resulted in over-etching of all 15 wafers. We also found that the pattern error varies from mask to mask, which may be worse for printed plastic photomasks than for chrome-on-glass photomasks. For stress compensation of chrome-coated wafers, we procured four masks with patterns undersized by 2% to 3.5% and selected the mask with the least over-size error.
Results
The process was then applied on three wafers to compensate for coating stress and recover the initial surface shape. Figure 13 shows the measured deformation (differences relative to the initial shape) of samples distorted by the coating (left) and after correction (right). The calculated RMS height and slope errors are shown in Table 2 . Fig. 13 . Measured surface distortion after coating (left) and after stress compensation (right). Note 30x smaller vertical scale in the right side. For Sample1, the measured thermal oxide stress was shown in Fig. 4 , the coating stress in Fig. 7 and the calculated duty cycle in Fig. 8 . The results in Table 2 show that wafer distortion induced by a coating can be significantly reduced by the thermal oxide compensation method. For the three samples the average improvement factor is 68 in terms of the RMS height and 52 in terms of surface slope. With an integrated coating stress of ~-40 N/m, which represents a typical iridium coating for x-ray telescopes after annealing, the slope error of wafer surface distortion after compensation is only ~0.4 arc-second which corresponds to 0.8 N/m residual stress after compensation. Since the Lynx mission requires a 0.5 arc-second mission level resolution, which has to be divided into terms for the primary and secondary mirrors and many other error terms, a 0.1 N/m residual stress for a 0.5 mm-thick single mirror may be necessary [11] . By looking into the Zernike coefficients of the three samples after compensation shown in Table 3 , the residual distortions are dominated by the spherical and astigmatism terms which are possibly caused by systematic errors from the metrology and fabrication process. By replacing the S-H tool with an interferometer with 10x better precision and improving the fabrication process in the future, the requirement for Lynx might be achieved. 
Conclusion
We have developed a new thermal oxide patterning method for compensating thin substrates for coating stress distortion. We demonstrated this process by the recovery of the initial shape of silicon wafers distorted by thin metal coatings with integrated stresses typical of x-ray telescope mirrors. As part of this effort we developed a thermal annealing process to stabilize the stress of thin chromium coatings on silicon substrates. We also developed a calibration technique which allows for the measurement and correction of photomask errors. The calibration experiments demonstrated an integrated stress correction precision of approximately ± 0.2%. We demonstrated the complete process by compensating coating stresses on three wafers, confirming that the distortion induced by the coating stress can be reduced by a factor of 68 in RMS height, and 50 in RMS slope error. For these three wafers an average residual slope error after compensation of 0.4 arc-second was achieved, demonstrating the potential of this method for next generation x-ray telescopes.
For future work, we plan to extend the current process to thin silicon Wolter-type x-ray telescope mirrors which have parabolic shapes. Since the Zernike polynomials and our flat surface metrology tool are no longer applicable for curved mirrors, a new measurement system and pattern designed for Wolter mirrors are under development.
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